

**Maximum Marks: 120**

## Part A: Computer Organisation and Architecture

10

The diagram illustrates the internal architecture of the 68000 microprocessor, showing the flow of data and control signals between various functional blocks.

- Registers and Control:** At the top, the **F1**, **M1**, **EQ**, **CY**, and **OA** control registers are shown. The **ALU** (Arithmetic Logic Unit) receives an **op** (operation) code from the **EQ** register and performs operations on data from the **PC** and **IR** registers.
- Register File:** The **Register file of 8 regs of 16-bits, each** is a central component. It receives **wR** (write register) and **Ra / IR(8..6)**, **Rb / IR(5..3)**, and **Rc / IR(2..0)** addresses. It outputs data to the **ALU** and the **MDR** (Memory Data Register) via **tbRF** and **tbD** buses.
- Program Counter and Instruction Register:** The **PC(15..1)** (Program Counter) and **IR(8..0)** (Instruction Register) are shown. The **PC** is updated from **wPC** and **PC(15..1)**. The **IR** receives **IR(8..0)** from the **ALU** and **IR(8..0)** from the **Register File**.
- Memory and Data Paths:** The **MDR (16)** (Memory Data Register) is connected to the **MDR Data Bus** and the **MDR Address Bus**. It receives **xMDB** (2-bit) and **tbE** (2-bit) signals. The **MDR** is also connected to the **MemR/W'** (Memory Read/Write) signal.
- Address and Data Buses:** The **M Address Bus** (16-bit) and **M Data Bus** (16-bit) are shown. The **M Address Bus** is connected to the **PC**, **IR**, and **MDR**. The **M Data Bus** is connected to the **MDR** and the **MDR Data Bus**.
- Control and Status:** The **IncDec** (Increment/Decrement) block receives **Inc/Dec'** (Increment/Decrement) and **IR(8..0)** signals. The **T** (Test) block receives **wT** (Test) and **IR(8..0)** signals.

F1, M1, EQ, CY, OA: various flags set depending on ALU operation and output

10

3. Consider a memory hierarchy with two-level cache and main memory with the following parameters:

L1 cache: access time of 2 ns, hit ratio of 90%

L2 cache: access time of 10 ns, hit ratio of 95%

Main memory: access time of 100 ns

Estimate the average access time for a read operation, assuming that if a data item is not found in a particular level, it can be directly accessed from the next level (i.e. calculations for block transfer overheads can be ignored).

10

4. Consider a synchronous  $k$ -stage pipeline with stage delays  $T_1, T_2, \dots, T_k$ . There are registers placed between adjacent stages, each of delay  $T_R$ . Estimate the total time required to process  $m$  inputs sets in the pipeline.

10

5. Answer the following on the operation of DMA:

- Draw the schematic diagram of a DMA controller indicating its connections to the CPU, peripherals and the memory.
- Explain the basic steps in the operation of a DMA controller, with respect to your diagram.

5

5

### Part B: Operating Systems

Answer ALL questions in this part

1. A 16-bit computer has a page size of 1024 bytes. The page table of a process is as follows:

Page no.	Frame no.
0	7
1	2
2	5
3	1
4	12
5	6
6	6
7	0

Determine the physical addresses corresponding to the logical addresses: i) 3720 and ii) 11225

8

- In the context of virtual memory, what is Belady's anomaly and how does it happen?
- Consider the following snap-shot of processes to be executed using round robin algorithm with a time slice of 1 ms. Determine the average turnaround time for the processes. Ignore the context switching time.

4

12

Process	Execution time (ms)	Arrival time (ms)
$P_1$	4	0
$P_2$	5	2
$P_3$	6	5
$P_4$	2	6

4. In a typical process state transition diagram, clearly state under what conditions the following state transitions occur:

- i) Running to Ready 2
- ii) Running to Blocked (Waiting) 2
- iii) Blocked (Waiting) to Ready 2

5. Answer the following questions on semaphores:

- i) Define a semaphore. 3
- ii) Give the outline of a program to fork two process, one to print in ascending order (AO) only even numbers in the range 1..100 and the other to print in AO only odd numbers in the range 1..100; the two process should be synchronised so that the resulting output is the sequence of numbers in the range 1..100 in AO (so that the two two processes print alternatingly). 7

---

### Part C: Programming

*Answer ALL questions in this part*

1. Write code for the following in 'C':

- i) type definition to represent a node of a binary tree 4
- ii) a function to count the number of nodes in a given binary tree 6
- iii) a function to search for an integer in a given binary search tree 8

2. Write code for the following in 'C':

- i) type definition to (approximately) represent a point in 2-D real space 2
- ii) type definition to represent a line segment in 2-D real space using the defined points 2
- iii) type definition to represent a triangle in 2-D real space 3
- iv) a function that takes a triangle and a line segment and returns true if the line segment intersects the triangle and false otherwise 15