Nature-of-Teaching
October 28, 2023UGC NET CS 2017 Jan -paper-2
October 28, 2023Computer-Organization
|
Question 38
|
An instruction pipeline consists of 4 stages: Fetch(F), Decode operand field (D), Execute (E), and Result-Write (W). The five instructions in a certain instruction sequence need these stages for the different number of clock cycles as shown by the table below.
Find the number of clock cycles needed to perform the 5 instructions.
|
Theory Explanation.
|
Correct Answer: A
Subscribe
Login
0 Comments